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Abstract—In high power applications the maximum switching
frequency is limited due to thermal losses. This leads to highly
distorted output waveforms. In such applications, it is necessary
to filter the output waveforms using bulky passive filtering
systems. The recently presented selective harmonic mitigation
technique (SHMPWM) produces output waveforms where the
harmonic distortion is limited fulfilling specific grid codes when
the number of switching angles is high enough. The related tech-
nique has been previously presented using a switching frequency
equal to 750Hz. In this paper, a special implementation of the
SHMPWM technique optimized for very low switching frequency
is studied. Experimental results obtained applying SHMPWM to
a three-level neutral point clamped converter using a switching
frequency equal to 350Hz are presented. The obtained results
show that the SHMPWM technique improves the results of
previous selective harmonic elimination (SHEPWM) techniques
for very low switching frequencies. This fact highlights that the
SHMPWM technique is very useful in high power applications
leading its use an important reduction of the bulky and expensive
filtering elements.
Index Terms—Multilevel systems, Harmonic distortion, Filters.
I. INTRODUCTION
IN HIGH power applications, the harmonic content of theoutput waveforms has to be reduced as much as possible in
order to avoid distortion in the grid and to reach the maximum
energy efficiency. On such applications, the thermal losses
in the power semiconductors limit the maximum switching
frequency to a few hundreds of Hertz and multilevel converters
are the most suitable power systems to be used. Many recent
works with different multilevel converter topologies have been
recently presented showing their good performance for high
power applications [1]–[3].
In addition, it is necessary to use special modulation tech-
niques and filtering systems in order to fulfil the grid codes in
the point of common coupling. Usually grid codes establish
specific limits for harmonics up to 50th and for the total
harmonic distortion (THD). The passive filters used to reduce
harmonic distortion into the grid are very bulky and expensive.
On the other hand, the use of an efficient modulation
method is very convenient to obtain output waveforms with
acceptable harmonic content. One of the most interesting
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modulation techniques for high power applications is the well
known selective harmonic elimination pulse width modulation
(SHEPWM) technique originally presented in [4]. This tech-
nique is able to obtain output signals with lower harmonic
content than other techniques because makes zero a limited
number of low order harmonics. On the other hand, the
recently presented selective harmonic mitigation pulse width
modulation (SHMPWM) technique [5] is able to relax the
constraints used in the SHEPWM technique to obtain output
waveforms with better harmonic performance taking into ac-
count actual grid regulations. In [5] it was shown that using the
SHMPWM technique with the switching frequency equal to
750Hz, it is possible to fulfil both the CIGRE WG 36-05 and
EN 50160 grid code requirements without using any additional
filtering system. In this paper, a very low switching frequency
equal to 350 Hz is considered using only 7 switching angles
which leads to new designs of the objective function (OF)
of the SHMPWM technique. This is a big difference with
reference [5] where the high number of switching angles
achieved the fulfillment of the grid code without using filtering
systems. In this paper it is shown that using 7 switching angles,
some harmonics are above the maximum limits of the grid
code even using the SHMPWM technique. An analytical way
to define the OF has been introduced in this paper defining
factors such as the safety margin ρ and the penalty factor
λp. Depending on the specific application of the high power
converter, two possible solutions to define the OF have been
introduced. The different solutions (strategies S1 and S2) are
focused on the improvement of different harmonics as is
explained in section IV. A comparison with the SHEPWM
technique in the same low switching frequency conditions is
included. A three-phase three-level diode clamped converter is
used as experimental setup to illustrate the benefits obtained
by the SHMPWM technique.
Using SHEPWM it is possible to make zero a limited
number of harmonics but the non canceled harmonics are
not considered in the algorithm and could reach very high
amplitudes. This leads to the fact that it is not possible to
keep them below a desired value having a great impact in the
size and cost of the filtering system. However, the flexibility of
SHMPWM can be used to apply different criteria for low and
high order harmonics considered in the grid code. Low order
harmonics can be reduced to values below the limits specified
in the grid code. High order harmonics, where there is not any
control using SHEPWM, can be reduced using SHMPWM. In
this paper, the computing effort of the SHMPWM technique is
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Fig. 1. Three-level pre-programmed PWM switching pattern with five
switching angles (α0,α1,α2,α3,α4).
focused on reducing as much as possible the harmonic content
which has to be filtered to fulfil the grid code. The main goal
is to reduce the filtering requirements in order to decrease the
size, weight and cost of the filtering elements.
This paper is organized as follows; in section II the SHM-
PWM principle is briefly summarized. Next section describes
the filter design problem and the most commonly used solu-
tion. In section IV, the differences between SHEPWM and
SHMPWM techniques are detailed and a comparison using
the obtained simulation results is carried out in section V.
Experimental results validating the improvements obtained
using the SHMPWM method are presented in section VI.
Finally, the conclusions of the paper are detailed in the last
section.
II. SHMPWM PRINCIPLE
The Fourier analysis of the typical three-level pre-
programmed PWM switching pattern (Fig. 1) considering
k switching angles αi (i=0,...,k-1) generates the following
equations where Hj is the harmonic amplitude of jth order:
Hj =
4
jpi
k−1∑
i=0
[
(−1)i sin(jαi)
]
,
where j = 1, 2, . . . , n. (1)
These equations can be solved in order to obtain the
harmonic amplitudes H1, H2,..., Hn desired values. Classic
SHEPWM technique fixes the value of H1 (which is normally
called modulation index (Ma)) to a certain value and also elim-
inates k-1 harmonics. Usually, the most interesting harmonic
orders to be eliminated are the odd non-triplen ones because
using three-phase topologies without neutral connection the
triplen harmonics do not appear in the line-to-line voltages.
Therefore, the application of the SHEPWM technique leads
to solve the following expressions:
H1 =
4
pi
k−1∑
i=0
[
(−1)i sin(αi)
]
0 =
4
jpi
k−1∑
i=0
[
(−1)i sin(jαi)
]
,
where j = 5, 7, 11, . . . , q. (2)
The SHMPWM technique is based on the idea that it is
not necessary to reduce to zero the harmonics while they are
kept below acceptable levels. Those levels are defined by the
grid codes which establish maximum allowed limits for each
harmonic order and THD in order to maintain the quality
of the grid. The SHMPWM technique is based on solving
the following inequalities system where Li is the maximum
allowed level imposed by the applied grid code.
|Ma −H1| ≤ L1
1
|H1|
4
jpi
k−1∑
i=0
[
(−1)i sin(jαi)
]
≤ Lj ,
where j = 5, 7, 11, . . . , 49. (3)
The SHMPWM method relaxes the restrictions of (2) and is
able to generate output signals with low harmonic content ap-
plying (3). This fact allows to consider more harmonic orders
than the SHEPWM technique as can be observed from (2) and
(3). This flexibility is very useful in high power systems due to
the filtering system requirements will be relaxed which leads
an important reduction in the cost, volume and weight of the
filtering components. Hence, it is possible to choose the most
appropriate filtering shape for each application previously to
the computing process.
The inequalities system (3) can be synthesized in an objec-
tive function (OF ) which has to be minimized:
OF (α0, . . . , αk−1) =
∑
i=1,5,...,49
ciE
2
i + cTHDTHD. (4)
The ci coefficients of the OF are modeled as non linear
functions and, in general, have been implemented as follows:
if (Ei < ρLi) ci = 1;
else ci = λp;
(5)
Where ρ²(0, 1] is the safety margin of the maximum allowed
level Li and λp is defined as the penalty factor (λp À 1).
The Li values correspond to the maximum allowed levels
shown in (3). As can be observed from expression (5), if the
obtained harmonic distortion of order ith (Ei) is below the
80% (assuming that ρ=0.8) of its corresponding Li value, the
associated ci is equal to 1. In other case, as the distortion is
close to the maximum allowed value Li, a penalty is imposed
in the ci coefficient in order to focus the optimization search
reducing the distortion in this specific harmonic order. This
penalty is defined as the weight factor λp.
In [5], where the SHMPWM technique was introduced using
15 switching angles, a safety margin ρ equal to 0.8 and
a constant ratio penalty factor λp equal to 1000 was used.
The Li values were equal to the maximum values defined
by the applied grid code. As was shown in [5], using 15
switching angles per quarter of period gives enough flexibility
to completely fulfill the grid code. However, for very high
power applications, a low number of switching angles has to
be used. In this paper, 7 switching angles have been applied
(this corresponds to switching frequency equal to 350Hz)
and this does not allow enough margin to meet the grid
codes without any additional filtering system. In this way,
as examples of the flexibility of the SHMPWM technique,
different particularizations of the expression (5) have been
applied in order to achieve several optimization criteria.
It must be noticed that the definition of the ci functions is
the base of the SHMPWM technique because they must be
adapted to the concrete conditions of the application. In this
paper two different strategies have been studied and the details
of each implementation will be discussed in section IV.
The whole system described by (3) and (4) can be solved
using an optimization method. Different algorithms have been
tested but the well known simulated annealing optimization
method [6], [9] has been finally used in the present paper
because it easily allows new formulations of the problem.
Other methods such as particle swarm, tabu search, genetic
algorithms, ant colony systems, stochastic evolution, etcetera
would obtain similar results [7], [8], [10].
III. FILTER DESIGN
High power converters have to work at very low switching
frequency leading to output signals with undesired harmonic
distortion. These harmonics have to be filtered in order to
maintain the quality in the power supply. The obtained experi-
mental results presented in this paper show that the SHMPWM
technique is a powerful tool to be applied in order to relax the
final filtering requirements. Any other element which reduces
the harmonic content as the coupling transformer can also
be considered in order to relax the requirements of the filter.
There are different possible filtering strategies to reduce the
harmonic content generated by power converters. The most
commonly used are passive filters, active filters and hybrid
filters mixing both passive and active modules [11]–[13]. In
high power applications, passive filters are normally the most
suitable solution. The filter topology most commonly used in
high power applications is the LCL filter with harmonic traps
(Fig. 2). The filter design is a very important topic because in
high power applications the reactive elements are very bulky
and expensive. Some important design guides can be found in
[14] and [15]. The most important problem related to passive
filters is the existence of possible resonances with the grid [16].
Different techniques have been reported in order to avoid this
phenomenon when passive filters are used [17].
IV. SHMPWM VS SHEPWM
As it has been commented above, the SHEPWM technique
has been widely used for high power applications [18]–[21].
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Fig. 2. Typical passive filter topology for high power applications. This
structure is known as LCL filter with harmonic traps.
With this technique it is possible to directly eliminate a limited
number of harmonics (being this limitation related to the used
switching frequency) reducing the tuned filters needed to meet
the grid codes. The main drawback of the SHEPWM technique
is that the value of the non-zeroed harmonics can not be
managed to get any optimization objective. The SHMPWM
technique improves the SHEPWM results because it is able
to reduce the filtering requirements generating output signals
with a higher number of harmonics under the values specified
in the grid codes using the same switching frequency. This
fact makes the SHMPWM technique specially useful for high
power applications. In addition, SHMPWM technique can
be used in a larger range of Ma improving other previous
techniques [22]–[24]. In this work, grid codes EN 50160 [25]
and CIGRE WG 36-05 [26] have been considered in the
computing process but any other grid code could be chosen.
These grid codes detail specific limits up to harmonic order
50th. The THD is also limited by these specific grid codes to
8% but considering only the harmonics up to 40th. Table I
summarizes the limits specified by the applied grid codes.
In order to compare SHEPWM and SHMPWM techniques,
it is assumed that the control strategy of the converter avoids
any possible resonance. The number of switching angles αi is
equal to 7 per quarter of a 50Hz cycle which corresponds to
a switching frequency of 350Hz using a three-level converter.
With 7 switching angles the SHEPWM can fix the Ma and
eliminate six non-desired harmonics, usually the non-triplen
lower order harmonics, i.e. 5th, 7th, 11th, 13th, 17th and
19th. A Ma range from 0.60 to 1.16 in steps of 0.01 is
applied considering both the SHEPWM and the SHMPWM
techniques.
The flexibility of the SHMPWM can be used in the com-
puting process in order to determine the switching angles
αi which generate the most appropriate harmonic spectrum
depending on the application. In this work two different
strategies have been studied:
1) Strategy I (S1): A limited number of low order har-
monics must meet the grid code without any filtering
system. The number of these harmonics must be at least
the same than using SHEPWM. The rest of harmonics
specified in the grid code, which exceed the maximum
limits, are reduced as much as possible independently
whether they are low or high order harmonics. This idea
can be translated to the OF using a particularized version
of the expression (5). In this case, the penalty factor λp is
equal to 1000. Besides, the Li levels have been divided
in two groups. For harmonics up to 19th, the Li values
TABLE I
GRID CODE EN 50160 REQUIREMENTS + QUALITY GRID CODE CIGRE WG 36-05
Odd non-triplen harmonics Odd triplen harmonics Even Harmonics
Harmonic Relative Harmonic Relative Harmonic Relative
order (n) Voltage (Li) order (n) Voltage (Li) order (n) Voltage (Li)
5 6% 3 5% 2 2%
7 5% 9 1.5% 4 1%
11 3.5% 15 0.5% 6...10 0.5%
13 3% 21 0.5% >10 0.2%
17 2% >21 0.2%
19 1.5%
23 1.5%
25 1.5%
>25 0.2+32.5/n
are the limits specified by the grid code as in [5]. For
higher harmonics up to 49th, the maximum harmonic
distortion obtained using the SHEPWM technique in the
whole range of Ma has been used as the Li values. In
this case ρ=0.9.
2) Strategy II (S2): A limited number of low order har-
monics must meet the grid code without any filtering
system. The number of these harmonics must be at
least the same than using SHEPWM as in S1. For the
rest of harmonics considered in the grid code, S2 is
focused on reducing as much as possible the harmonic
content from order 23rd to 29th. In addition, S2 is
designed to keep, if possible, the higher order harmonics
up to 49th below the maximum values obtained using
the SHEPWM modulation technique. In this case, the
particularized version of expression (5) is defined using
a penalty factor λp equal to 5000 for all the harmonics
up to 29th and equal to 1000 for higher harmonics. The
Li levels those defined for strategy S1 except for the
harmonics 23rd, 25th and 29th where a constant value
equal to 15% has been used. Again has been chosen
ρ=0.9.
S1 represents the most immediate way to apply SHMPWM
with a reduced number of switching angles. On the other hand,
S2 is focused on reducing the grid connection filter taking into
account that the reactive elements to filter low order harmonics
are specially bulky and expensive. S2 pays special attention on
lower order harmonics at the expense of relaxing the allowed
distortion of the high order harmonics.
It must be noticed that both S1 and S2 strategies are
obtained defining the ci cost functions mentioned in section
II in a suitable way. The working conditions are completely
different compared with [5] and an heuristic search is needed
to translate the descriptions of the strategies presented above to
the group of ci functions. This search is an important novelty
presented in this paper.
V. SIMULATION RESULTS
SHEPWM technique and SHMPWM technique applying S1
and S2 have been tested firstly by simulations. A three-level
converter has been considered to compare the techniques. Fig.
3 and Fig. 4 show a comparison between the obtained simula-
tion results using the SHEPWM and SHMPWM techniques
considering the strategies S1 and S2 respectively. In both
figures are represented the worst THD and the worst value
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Fig. 3. Simulation results comparing SHEPWM and SHMPWM techniques
considering the strategy S1 with switching frequency equal to 350Hz. Worst
case in the interval 0.6< Ma <1.16.
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Fig. 4. Simulation results comparing SHEPWM and SHMPWM techniques
considering the strategy S2 with switching frequency equal to 350Hz. Worst
case in the interval 0.6< Ma <1.16.
of distortion of each harmonic obtained for a specific range
of the modulation index Ma (from 0.60 to 1.16). In Fig. 3,
it is clear that using the SHMPWM technique with strategy
S1, the maximum distortion levels for the non-eliminated
harmonics are under the maximum values obtained using
the SHEPWM technique. This fact is especially relevant for
harmonics 23rd to 31st where the results obtained using the
SHEPWM technique nearly double those obtained using the
SHMPWM method.
Fig. 4 shows a comparison between the simulation re-
sults obtained using the SHEPWM technique and SHMPWM
method with strategy S2. In this case, the maximum distortion
levels in the range 23rd to 29th have been reduced as much
as possible compared with the SHEPWM results and with
SHMPWM using S1. This is very interesting because the
filtering elements needed in the tuned filters are more bulky,
heavy and expensive in low order harmonics. This advantage
is achieved at the expense of the fact that harmonics 35th
and 37th are higher than the maximum values obtained using
SHEPWM. S2 could be a very interesting strategy in those
cases where is better to reduce the maximum power supported
by the reactive elements of low order harmonics than in high
order harmonics because the cost, weight and size grow more
than linearly. These results demonstrate that the flexibility of
the SHMPWM method can be very useful and lets the designer
to choose the most appropriate filtering shape according to
each application. In S2, the main goal is to reduce as much as
possible harmonics 23rd to 29th but any other strategy could
be chosen.
Using SHMPWM technique with S1 or S2, it can be noticed
that the very low order harmonics (up to harmonic 19th) the
distortion levels are under the limits specified by the grid
codes. Using SHEPWM and SHMPWM techniques it is not
necessary any tuned filter in the low order harmonics. In
the higher order harmonics, if S1 is applied, the obtained
distortion is much higher using SHEPWM method than using
the SHMPWM technique. This means that the tuned filters
have to support higher powers which deal with more bulky and
expensive filtering elements. On the other hand, if S2 is ap-
plied, the most important advantage of SHMPWM compared
with SHEPWM is focused on the reduction of the tuned filters
dedicated to the lower order harmonics. It must be noticed
that this is a very important advantage because the cost in
both, inductors and capacitors, grow more than linearly when
the maximum current (or voltage) is increased keeping the
inductance or reactance value.
VI. EXPERIMENTAL RESULTS
All the results presented in the previous sections have been
experimentally tested using the 150kVA IGBT-based back-to-
back three-level three-phase diode-clamped converter shown
in Fig. 5. This prototype is a scale down model of high
power converters and both the modulation techniques and
experimental results obtained with it can be extended to any
three-level higher power converter. The chosen semiconductors
are the IGBT modules SKM 300 GB 123 D of 300A and
1200V from Semikron. A hardware platform based on a
TMS320VC33 DSP is used to control the rectifier and the
inverter sides of the converter. The rectifier side is controlled
to establish a DC-link voltage equal to 800V. The inverter side
is used to feed a passive RL load with R=120Ω and L=15mH.
Both SHMPWM and SHEPWM techniques have been applied
to the inverter in order to compare their performances. In
the computing process real power semiconductors have been
considered to keep a safety margin of 32µs between two
consecutives switching angles as in [22].
The SHMPWM technique in a closed loop control scheme
was presented in [27] where the switching frequency was equal
to 750Hz. However, in this case, the reference waveforms to
be generated by the inverter side are determined in open loop
corresponding to a 50Hz purely sinusoidal signal. In addition,
in this paper, the same grid codes are applied but only seven
Fig. 5. 150 kVA IGBT-based back-to-back three-level diode-clamped inverter.
The DC-Link voltage is 800V.
Fig. 6. Experimental phase to middle point voltage using 7 switching angles
for a three-level converter obtained using a 1:5 voltage ratio oscilloscope
probe.
TABLE II
SIMULATION AND EXPERIMENTAL RESULTS USING SHEPWM AND SHMPWM TECHNIQUES CONSIDERING STRATEGIES S1 AND S2
Harmonic Maximum SHEPWM(%) SHMPWM-S1(%) SHMPWM-S2(%)
order (n) Limit (Li) simulations experiments simulations experiments simulations experiments
5 6 0.00 0.26 5.40 5.54 5.40 5.50
7 5 0.00 0.26 4.50 4.48 4.50 4.47
11 3.5 0.00 0.22 3.15 3.21 3.15 3.19
13 3 0.00 0.18 2.70 2.74 2.68 2.73
17 2 0.00 0.20 1.80 1.93 1.80 1.82
19 1.5 0.00 0.33 1.35 1.45 1.35 1.37
23 1.5 34.52 32.03 20.16 20.48 7.60 7.75
25 1.5 30.08 28.07 16.80 16.71 13.93 12.02
29 1.32 32.49 33.05 17.64 17.93 15.20 15.06
31 1.25 29.30 27.02 15.12 15.05 25.32 25.14
35 1.13 13.76 13.09 12.45 12.57 22.82 22.40
37 1.08 15.45 15.15 9.45 9.95 23.26 22.85
41 0.99 12.22 12.09 7.56 7.68 12.06 12.21
43 0.96 12.12 12.07 7.56 7.32 11.14 10.97
47 0.89 16.72 17.02 8.82 8.88 8.18 8.02
49 0.86 15.77 15.23 8.32 8.03 8.24 7.84
THD40 8 48.21 49.84 32.31 34.03 34.87 34.12
switching angles are considered leading to a low switching
frequency equal to 350Hz as can be observed in Fig. 6. Fig. 7
shows the current of one phase in the load and the line voltage
for Ma=1.20 using the SHMPWM technique with strategy
S2. An oscilloscope voltage probe with an attenuation ratio
of 1:5 and a 10mV/A current probe were used to obtain both
captures. The SHMPWM technique allows to obtain solutions
with good performance with Ma up to 1.20. However, a
modulation index range from 0.6 to 1.16 is chosen in order
to make a fair comparison with the well-known SHEPWM
technique.
In Fig. 8, the trends of the magnitudes of the harmonics
(23rd, 25th, 29th and 31st) using the different techniques
studied in this paper have been represented. Fig. 8a, Fig.
8b and Fig. 8c correspond to the results obtained using the
Fig. 7. Experimental current and line voltage for Ma=1.20 obtained using
a 1:5 voltage ratio oscilloscope probe and 10mV/A for the current probe.
SHEPWM technique, using the SHMPWM with strategy S1
and using the SHMPWM with strategy S2 respectively. In all
the cases, the vertical scale has been adjusted from 0% to
35% of the fundamental harmonic amplitude. The horizontal
scale is the simulation time. In the experiment, the modulation
index Ma is changing continuously from 0.60 to 1.16 using
steps equal to 0.01. Each specific modulation index value is
applied during 1 second and the experimental results have been
taken during 1 minute in order to show the results for all the
modulation index range.
All the experimental results are summarized in Table II for
experiments E1 and E2. From left to right are shown the
harmonic order, the maximum levels specified by the grid
codes and the results obtained with SHEPWM and SHMPWM
techniques. The shown results correspond with the maximum
harmonic distortion obtained in the whole range of Ma. All the
harmonic distortion values are specified as a percentage respect
to the fundamental harmonic value. From top to bottom are
studied all the harmonics of interest (odd non-triplen) and in
the final row is detailed the THD obtained considering up to
harmonic 40th.
The results from Table II show the advantages obtained
using the SHMPWM technique in comparison with SHEPWM
due to the flexibility of the method. As can be observed from
Table II, the simulation results are in accordance with the
obtained experimental results. From the experimental results,
for harmonics up to 19th, using SHEPWM and SHMPWM it
is not necessary any filtering system because the maximum
output values are always under the limit specified in the
grid codes. For the rest of harmonics considered by the
grid code, from 23rd to 49th, the results obtained using the
SHMPWM technique depend on the selected strategy during
the computation process (S1 or S2).
Considering E1, the maximum values obtained using SHM-
PWM are always below the maximum values obtained using
a)
b)
c)
35%
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Fig. 8. Experimental values in the whole Ma range obtained using: a)
SHEPWM, b) SHMPWM-S1 and c) SHMPWM-S2. From top to bottom,
harmonics 23rd, 25th, 29th and 31st. The scales have been adjusted from
0 to 35% of the fundamental harmonic amplitude.
SHEPWM in the whole Ma range. This result represent a great
advantage of SHMPWM respect to the SHEPWM because the
grid connection filter requirements will be clearly reduced. For
instance, harmonic distortions from 23rd to 31st are improved
reducing the maximum level nearly to the half value.
Considering E2, for harmonics from 23rd to 49th, from
data of Table II it can be noticed that harmonics 23rd to
29th are greatly reduced compared with those obtained using
SHEPWM. This was the primary objective of strategy S2 to
determine the switching angles to be applied to the SHMPWM
technique. In fact, the distortion of harmonics from 23rd to
29th using S2 is also lower than that achieved by strategy
S1. This improvement is achieved at the expense of the fact
that harmonics 35th and 37th have distortion above the level
obtained using the SHEPWM technique. S2 was defined in
this way because the filtering elements needed to meet the
grid codes are bigger and more expensive whilst the harmonics
considered have lower orders.
VII. CONCLUSIONS
In this paper, a comparison between the SHEPWM and
SHMPWM for very low switching frequency (350Hz) for a
three-level converter is presented. In high power applications,
the thermal losses limit the maximum switching frequency
to a few hundreds of Hertz (fs <500Hz). In this context,
it is necessary to eliminate the undesired harmonics using
filtering systems. The SHEPWM has been traditionally used in
high power applications because it is able to generate output
waveforms with a limited number of eliminated harmonics.
In this paper it is demonstrated that using very low switching
frequency, the SHMPWM technique is able to generate output
signals with better harmonic performance compared to the
SHEPWM technique in a wide range of the modulation index.
In the paper, the flexibility of the SHMPWM technique has
been exploited considering different criteria to determine the
switching angles to be applied to the three-level converter.
One of the strategies (S1) was defined to improve the results
of the SHEPWM for all the harmonics that are not zeroed.
A second strategy (S2), has been also introduced in order to
reduce as much as possible the filter requirements for low
order harmonics above the maximum limit imposed by the
grid code.
The simulation and experimental results show that the
maximum output values of the harmonics using the SHMPWM
technique up to 19th are below the limits imposed by the
applied grid codes. These harmonics are eliminated using
SHEPWM. Therefore, these harmonics do not need to be
filtered using both techniques. On the other hand, the non-
eliminated harmonics obtained using SHEPWM have much
higher values compared with those obtained using the SHM-
PWM technique using S1. This fact leads to a reduction in
the maximum power supported by the elements of the tuned
filters to be used. The consequence is a significant reduction in
cost, size and weight of the filtering system required to fulfil
the grid codes. Finally, the results obtained for strategy S2
show that any filtering shape can be applied to determine the
switching angles for the SHMPWM technique. S2 objective
was to achieve a great reduction of non-eliminated low order
harmonics and this goal has been reached. Experimental results
validating the proposed concepts are included.
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